I'm a Mechatronics Engineering student with a deep obsession for silicon, systems, and startups. My world lives at the crossroads of embedded hardware and machine intelligence — where circuits think and machines learn.
Currently diving into RISC-V architecture, exploring VLSI design flows, training ML models on edge devices, and building drone systems that push autonomy to its limits.
Beyond the lab bench, I'm a founder at heart — always prototyping ideas, talking to users, and moving fast.
Specialising in embedded systems, control theory, and VLSI design. Maintaining high academic standing while founding side projects.
Building autonomous drone systems for precision agriculture and surveillance. Handled hardware stack design and firmware development.
Deep interest towards applied sciences and applied mathematics to hold a strong grip towards engineering.
Completed advanced RTL design and synthesis workshop covering Verilog, timing analysis, and ASIC flows.
Live via Lanyard · 60s refresh
Live via Last.fm · 30s refresh
Manual · Update in script.js
A 5-stage pipelined RISC-V RV32I processor implemented in Verilog. Includes hazard detection, forwarding units, and a custom cache hierarchy. Synthesised and tested on Xilinx FPGA.
Whether you want to collaborate on a hardware project, talk startups, or just geek out about RISC-V — my inbox is always open.